Abstract-Thermal effects due to device self-heating in p-channel enhancement MOSFET's operated at cryogenic temperatures are discussed. Device heating is observed through drain current transients, and the drain current is used to monitor heating. Comparisons are made with earlier results for n-channel devices. Some implications for low-temperature CMOS operation are considered.
I. INTRODUCTION
A revicw of the most recent literature indicates an ongoing interest in the operation of semiconductor devices at cryogenic temperatures. In an earlier paper 111, a study of thermal effects due to device self-heating in n-channel MOSFET's operated at cryogenic temperatures was presented. In this brief, a similar examination of thermal effects and channel mobility in p-channel MOSFET's is prescnted, and a comparison of the results for n-channel and p-channel devices is made.
Several earlier studies of thermal effects in MOSFET's [2]-[6]
concerned n-channel devices. In his study of p-channel device behavior at cryogenic temperatures, Maddox [7] observed hysteresis in the characteristic I-V curves and attributed this to device selfheating; an operating device temperature of 4 0 K in a 4.2-K ambient was presented without verification. It has also been suggested 181 that this observed hysteresis is due to trapping of carriers at the Si-SiO, interface.
11. EXPERIMENTAL Devices used in these experiments were the p-channel devices on commercial plastic package CD4007 AI-gate, p-well CMOS inverter chips; individual FET's are accessible in these devices. Device parameters for this version of the CD4007 are: W = 495 p m , L = 6.35 p m , to, = 120 nm, and N D = 3.0 X lOI5 (phosphorus). The devices were mounted in the cryostat cold head of an Air Products Displex two-stage closed-cycle helium refrigerator. Data were collected using a Hewlett-Packard HP4145A Semiconductor Parameter Analyzer interfaced with an IBM-compatible personal computer. The Parameter Analyzer was programmed to apply the desired voltages; the substrate was grounded throughout these experiments.
RESULTS
Specific values of gate and drain biases were chosen and data collected over a range of temperatures. Such data sets (drain current versus time) were collected for combinations of gate biases from -3.3 to -7.0 V and drain biases from -3.3 to -1 0 . 0 V . The biases were chosen so that the devices were operating in saturation; this avoids the problem of a drain threshold voltage in Manuscript rcceived August 22, 1988; revised January 10, 1989. This work was supported in part by the IBM Corporation, Essex Junction, VT, and by Analog Devices. Inc., Norwood, MA; it was carried out in the Cryoelectronics Laboratory of the C S E E Department, University of Vermont.
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IEEE Log Number 8926800. some devices at low temperatures (which causes nonohmic behavior in the linear region) [8] , [9] and ensures sufficient power dissipation for device self-heating. Based on the conclusions of the earlier work [ l ] , two comments on these data are appropriate. First, in contrast to the very low temperature data of [l] , the drain current decreases with time at all temperatures. In these particular devices, then, the channel hole mobility must increase continually as the temperature decreases. Second. as in the previous work, the change in the drain current with time is larger at low temperatures. This can be seen more clearly in Fig. 3 , where a plot of the value of the drain current versus temperature with time as the third variable may be found. The change in the drain current with time is larger for lower temperatures. This occurrence will be explained in the discussion that fol Io w s.
It was also shown [ I ] that, for given bias levels, the magnitude of the drain current at any given time is an explicit indicator of the device temperature. Using this method, temperatures can be extracted under given biases at various temperatures. Such a set of data is presented in Table I . As would be expected, larger biases lead to larger temperature rises, and as noted above. larger temperature rises occur at lower ambient temperatures.
Finally, for completeness. the gate bias can be fixed and three saturation drain biases chosen. Fig. 4 contains data at T = 30 K for this situation. At t = 0, li,,d, is roughly the same in all three cases. However, the three cases separate as time passes. The larger change in the drain current indicates that device self-heating is larger at larger drain biases. with this difference being due to a larger voltage drop between the pinchoff point and the drain.
IV. DISCUSSION An explanation of thermal effects in MOSFET's can be deduced from the thermally important properties of silicon:
I ) The thermal conductivity of silicon improves as the teniperature is lowered; from 300 down to 77 K it improves by a factor of about six. There is a peak in the temperature range T -20-40 K, followed by rapid deterioration for lower temperatures [IO] - [12] . The ability of the substrate to remove heat increases as the temperature is lowered, except at very low temperatures. where the ability of the substrate to remove heat is greatly impaired.
2) The heat capacity of silicon decreases continually as the temperature is lowered. From 300 down to 77 K it decreases by one order of magnitude, and from 77 down to 4 . 2 K it decreases by an additional three orders of magnitude [13] . Because of this, the introduction of a given amount of thermal energy to the substrate will 9XY cause a larger rise in the device temperature as the ambient temperature is lowered. As observed, the magnitude of the temperature rise grows rapidly as the ambient temperature falls below 77 K.
A great deal of attention has been paid in the literature to the improvement in the thermal conductivity of silicon at lower teniperatures [ 141. The efficiency of the substrate in removing hcat is improved by cryogenic operation. However, the large decrease in the heat capacity indicates that a larger change in the device temperature will occur at low ambient temperatures; such temperature rises were measured in this work. The deterioration in the heat capacity will play a major role in the effect of power dissipation o n device characteristics at low temperatures. This important physical property of silicon has been badly neglected in the literature of lowtemperature device operation.
v. COMPARISON OF II-CHANNEL A N D P-CHANNEL DEVICF-S
Having discussed the behavior of p-channel devices. it is now appropriate to briefly compare these results with those for n-channe1 devices [ l ] .
The devices employed in the n-channel work exhibited a peak in the channel electron mobility at T -90 K . This lead to rising drain current transients and a positive feedback effect (more heating producing more drain current) at very low temperatures. As noted earlier, falling current transients for all temperatures in the p-channel case clearly indicate that the channel hole mobility shows no such peak. Thus, there is no possibility of this positive feedback behavior in the p-channel case.
It is interesting to note that comparison of the tables of device temperatures (extracted using the drain current method) shows almost identical heating in both cases at very low temperatures. This is in spite of the fact that. due to the sharply reduced channel electron mobility at very low temperatures, the magnitude of the drain current (and thus the power dissipation) in the n-channel case is about one-third that in the p-channel case. However. the n-channel self-heating benefits from the positive feedback effect, which clearly is able to greatly amplify the device temperature rise.
In both cases, larger drain current transients are observed LIS the temperature is lowered. indicating a larger temperature rise. As described above. the decreasing substrate heat capacity leads to larger temperature rises at lower temperatures. However, the magnitude of the transients is larger in the n-channel case. despite the fact that the extracted temperatures are quite similar. This difference must be due to a larger change in the channel mobility with temperature in the n-channel case, leading to a larger change in the drain current for a similar amount of heating. As such. the magnitude of the change in the mobility with temperature determines the "sensitivity" of the method of using the magnitude of the drain current to extract the device temperature.
It has been suggested elsewhere [I51 that CMOS technology will perform optimally at extremely low temperatures. The results of this work and previous work [ I ] indicate that NMOS and PMOS device temperatures will be considerably above the ambient temperature in these conditions, leading to significant changes in the device characteristics.
The usefulness of the drain current versus temperature relationship as a diagnostic tool should be pointed out. As discussed above. the value of the drain current corresponds explicitly to the teniperature of the FET; once a complete characterization of /' ,, as a function of temperature for givcn supply biases has been carried out. the temperature at the device can be found by briefly applying the biases (sufficient time to produce a r = 0 measurement) and measuring the value of the drain current. This can be a powerful to( in integrated-circuit characterization at all ambient temperatures. A method of using the thermal modulation of the inversion layer conductivity as a temperature probe has recently been reported [ 161. In an IC such as a gate array, this method could be employed to examine the effect of various logic inputs o n various sections of the IC. particularly when certain logic inputs cause certain parts of the chip to be more active than other parts. This will permit exaniination of the effect of continually active neighbors. In a largescale IC such as a DRAM, a few FET's can be sprinkled across the surface of the chip at chosen (and potentially strategic) locations. In this manner, the active temperature in the DRAM can be monitored as a function of both position and time. In each case (and other possible examples), this interesting MOSFET property elucidated in this work provides designers with the ability to insert tiny temperature probes into integrated circuits at any location and produce relatively accurate temperature data.
VI. SUMMARY
This brief has discussed thermal effects due to device self-heating in p-channel MOSFET's operated under dc biases at cryogenic temperatures. Drain current was used as a monitor of device temperature. Not unsurprisingly, it was found that larger drain biases increased device self-heating.
The results presented in this paper for p-channel devices were then compared with earlier results for n-channel devices [l] . In both cases, due to the greatly reduced silicon heat capacity at very low temperatures ( T 5 40 K ) , the device temperature rises to a value considerably above the ambient temperature.
